chips may soon include processors cycling at about 800-1000 MHz. Such processors are likely to put much pressure on the slower DRAM. 00 00 11 11 00 00 11 11 00 00 11 11 00 00 11 11 00 00 11 11 00 00 11 11 00 00 11 11 00 00 11 11 To handle the speed mismatch between processors and DRAM, these chips are likely to associate a non-trivial memory hierarchy to each DRAM bank. In this paper, we assume a per-bank baseline memory hierarchy as in Figure 1 -(b). In the figure, the instruction memory hierarchy includes a fast SRAM memory. The data memory hierarchy includes a cache with hardware sequential prefetch of 1 line. The DRAM bank itself is sub-banked and has row and data buffers. For example, Figure 1 -(c) shows the DRAM organized into 8 sub-banks, with 10 row buffers, and 2 256-bit data buffers.
Unlike in memory-only chips, where the DRAM organization is often limited to standard designs, embedded systems allow many different organizations for the DRAM array. For example, designers can change the width and length of a DRAM sub-bank, and the number of sub-banks. These changes can affect the performance delivered and the energy consumed by DRAM accesses, and the area utilized.
In a traditional DRAM array organization, when a bank is accessed, every other sub-bank is activated. Consecutive sub-banks are not activated because they share a row buffer. Figure 2 -(a) shows a 4 sub-bank organization. We now consider three improvements: segmentation, interleaving, and pipelining.
With segmentation (Figure 2-(b) ), only one sub-bank is activated at a time. The resulting row buffer decoupling changes the hit rate of the row buffers. In addition, DRAM accesses consume less energy: because only half of the bit lines are activated, about 50% of the energy is saved.
With interleaving, each sub-bank is vertically sliced and a data bus is assigned to each of the resulting slices. Figure 2 -(c) shows a 2-way interleaved system. The performance is higher because both data busses work in parallel ( Figure 2-(d) shows a timing diagram with the maximum overlap, assuming a single address bus). As for energy, although row buffer hits now cost a bit more, DRAM accesses again save about 50% of the energy because only half of the cells are activated. The area used increases.
Finally, one problem shown in Figure 2 -(d) is that reads from different sub-banks that share a data bus are serialized by long sub-bank occupancy times. With pipelining, these sub-banks can overlap their occupancy times (Figure 2-( happens in the shared address bus and data bus. The result is higher performance. As for energy, pipelining has only a small impact.
Evaluation Environment
We evaluate the PIM chip of Section 2 using a MINT-based simulation system [9] . The architecture modeled is a single chip with 64 processors connected in a ring. Each processor is associated with a 1-Mbyte DRAM bank like in Figure 1 -(b). The baseline parameters of each processor-bank pair are shown in The names for the DRAM bank organizations that we evaluate are Trad, S, SP, IS, and ISP, which refer to traditional, segmented, segmented pipelined, interleaved segmented, and interleaved segmented pipelined, respectively. In each case, we add µ to refer to -ways interleaved with sub-banks per way.
To estimate the energy consumed in the chip, we have applied scaling-down theory to data on existing devices reported in the literature, as well as used several techniques and formulas reported in the literature [6, 17, 19, 20] . We add the contributions of the processors, clock, memory hierarchies, and other modules. A detailed discussion of the methods that we have followed can be found in [21] . In [21] , we have additionally validated our estimates with CACTI [19] and with published results on the ARM processor [11] .
For the experiments, we use 6 applications that are suitable to the integer-based PIM chip considered: they access a large memory size, are very parallel, and are integer based. They come from several industrial sources. We have parallelized each application into 64 threads by hand. Table 2 lists the applications and their characteristics. They include the domains of data mining, neural networks, protein matching, multimedia, and image compression. Each application runs for several billions of instructions.
Evaluation
The best memory hierarchy organization depends on the metric being optimized. We consider two metrics: performance and energy-delay product. In our evaluation, we start with the baseline architecture of Section 3 and then vary it. As a reference, we use an ideal architecture (Perf): loads and stores are satisfied with zero latency and consume no energy in the memory system. 
Maximizing Performance
To compare performance, we measure the average IPC delivered by the combined 64 processors for the duration of the application. We first evaluate the effect of the memory bank organization. Figure 3 shows the IPC of the applications running on the baseline architecture for different memory bank organizations. Charts (a) and (b) correspond to systems with 1-and 8-Kbyte D-caches, respectively. The memory organizations are ordered from the simpler ones on the left side to the more sophisticated ones on the right side. Each chart has an Average line that tracks the average of all applications. Figure 3 -(a) shows that performance improves slightly as we move to the more sophisticated designs. Going from Trad (1, 4) to ISP (2, 8) increases the IPC by an average of 8%. However, for 8-Kbyte caches (Figure 3-(b) ), the changes are very small. This is because, with large caches, there are relatively few cache misses and, as a result, the type of DRAM bank organization matters less.
Comparing the IPC in Perf and ISP (2, 8) , we see the IPC lost in the most advanced memory system. This fraction is on average 18% and 11% in Figures 3-(a) and (b) . Figure 5 -(a) shows the effect of the cache size and prefetching support. We consider the baseline architecture with three different DRAM bank organizations: conservative (Trad (1,4) ), aggressive (ISP (2,8) ), and in-between (IS (2,4) ). The figure shows the IPC averaged over all applications. We analyze caches of 256 bytes, 1 Kbyte, 8 Kbytes, and 16 Kbytes, all with and without prefetching. For each memory organization, there are 8 bars, labeled with the cache size in bytes followed by P or NP for prefetching or not prefetching, respectively.
The best performance is achieved with the largest cache size (16 Kbytes). However, large caches deliver diminishing returns. The figure also shows that adding the simple prefetching support considered here makes little difference to performance. 
Minimizing the Energy-Delay Product
In embedded systems, a common figure of merit is the energy-delay product [2] . A low product implies that the system is both fast and energy-efficient. Consequently, in this section, we compare the energy-delay product of the chips with different memory hierarchy designs. To compute the energy consumed, we add up the contributions of all the subsystems in the chip. In systems with 1-Kbyte caches (Figure 4-(a) ), the average energy-delay product decreases for the more advanced memory organizations. For example, the product in ISP (2, 8) is only 60% of that in Trad(1,4) . The reason is that advanced DRAM bank organizations deliver slightly higher IPCs and consume much less energy in the process. However, as caches increase to 8 Kbytes (Figure 4-(b) ), the changes are smaller. Overall, for 8-Kbyte cache systems, only segmentation (going from Trad (1, 4) to S(1,4) ) makes a significant difference. Supporting interleaving and increasing the number of sub-banks from (2, 4) to (2, 8) has only a small effect. (1, 4) , the product with 16-Kbyte caches is about 30% of the product with 256-byte caches. The reason is that caches have a double effect: they speed up the program and, in addition, eliminate energy-consuming memory accesses. We observe, however, that for the more advanced memory organizations and large caches, the trend reverses: 16-Kbyte caches are slightly worse than 8-Kbyte caches. The reason is that the diminishing returns in lower miss rates delivered by larger caches do not compensate for the higher energy consumption that larger caches require. We also see that simple prefetching does not help.
Discussion
In a PIM chip like the one analyzed here, minimizing the energy-delay product is likely to be the top priority. Our results suggest to use modest-sized D-caches (8 Kbytes), a simple DRAM bank organization that supports only segmentation, and no prefetching. Modest-sized caches are effective: they speed-up the application, are energy-efficient, consume modest area, and render fancy DRAM bank organizations largely unnecessary. If area is not an issue, the energy-delay product can be improved slightly by supporting interleaving in the DRAM bank and increasing the number of sub-banks.
